mirror of
https://repo.dactyloidae.xyz/Dactyloidae/UXP.git
synced 2026-10-06 23:37:31 +09:00
Import aom library
This is the reference implementation for the Alliance for Open Media's av1 video code. The commit used was 4d668d7feb1f8abd809d1bca0418570a7f142a36.
This commit is contained in:
trav90
Roy Tam
parent
eb8cd130a8
commit
edc8d83307
989 changed files with 470949 additions and 0 deletions
225
third_party/aom/aom_dsp/mips/intrapred4_dspr2.c
vendored
Normal file
225
third_party/aom/aom_dsp/mips/intrapred4_dspr2.c
vendored
Normal file
|
|
@ -0,0 +1,225 @@
|
|||
/*
|
||||
* Copyright (c) 2016, Alliance for Open Media. All rights reserved
|
||||
*
|
||||
* This source code is subject to the terms of the BSD 2 Clause License and
|
||||
* the Alliance for Open Media Patent License 1.0. If the BSD 2 Clause License
|
||||
* was not distributed with this source code in the LICENSE file, you can
|
||||
* obtain it at www.aomedia.org/license/software. If the Alliance for Open
|
||||
* Media Patent License 1.0 was not distributed with this source code in the
|
||||
* PATENTS file, you can obtain it at www.aomedia.org/license/patent.
|
||||
*/
|
||||
|
||||
#include "aom_dsp/mips/common_dspr2.h"
|
||||
|
||||
#if HAVE_DSPR2
|
||||
void aom_h_predictor_4x4_dspr2(uint8_t *dst, ptrdiff_t stride,
|
||||
const uint8_t *above, const uint8_t *left) {
|
||||
int32_t tmp1, tmp2, tmp3, tmp4;
|
||||
|
||||
__asm__ __volatile__(
|
||||
"lb %[tmp1], (%[left]) \n\t"
|
||||
"lb %[tmp2], 1(%[left]) \n\t"
|
||||
"lb %[tmp3], 2(%[left]) \n\t"
|
||||
"lb %[tmp4], 3(%[left]) \n\t"
|
||||
"replv.qb %[tmp1], %[tmp1] \n\t"
|
||||
"replv.qb %[tmp2], %[tmp2] \n\t"
|
||||
"replv.qb %[tmp3], %[tmp3] \n\t"
|
||||
"replv.qb %[tmp4], %[tmp4] \n\t"
|
||||
"sw %[tmp1], (%[dst]) \n\t"
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
"sw %[tmp2], (%[dst]) \n\t"
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
"sw %[tmp3], (%[dst]) \n\t"
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
"sw %[tmp4], (%[dst]) \n\t"
|
||||
|
||||
: [tmp1] "=&r"(tmp1), [tmp2] "=&r"(tmp2), [tmp3] "=&r"(tmp3),
|
||||
[tmp4] "=&r"(tmp4)
|
||||
: [left] "r"(left), [dst] "r"(dst), [stride] "r"(stride));
|
||||
}
|
||||
|
||||
void aom_dc_predictor_4x4_dspr2(uint8_t *dst, ptrdiff_t stride,
|
||||
const uint8_t *above, const uint8_t *left) {
|
||||
int32_t expected_dc;
|
||||
int32_t average;
|
||||
int32_t tmp, above_c, above_l, above_r, left_c, left_r, left_l;
|
||||
|
||||
__asm__ __volatile__(
|
||||
"lw %[above_c], (%[above]) \n\t"
|
||||
"lw %[left_c], (%[left]) \n\t"
|
||||
|
||||
"preceu.ph.qbl %[above_l], %[above_c] \n\t"
|
||||
"preceu.ph.qbr %[above_r], %[above_c] \n\t"
|
||||
"preceu.ph.qbl %[left_l], %[left_c] \n\t"
|
||||
"preceu.ph.qbr %[left_r], %[left_c] \n\t"
|
||||
|
||||
"addu.ph %[average], %[above_r], %[above_l] \n\t"
|
||||
"addu.ph %[average], %[average], %[left_l] \n\t"
|
||||
"addu.ph %[average], %[average], %[left_r] \n\t"
|
||||
"addiu %[average], %[average], 4 \n\t"
|
||||
"srl %[tmp], %[average], 16 \n\t"
|
||||
"addu.ph %[average], %[tmp], %[average] \n\t"
|
||||
"srl %[expected_dc], %[average], 3 \n\t"
|
||||
"replv.qb %[expected_dc], %[expected_dc] \n\t"
|
||||
|
||||
"sw %[expected_dc], (%[dst]) \n\t"
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
"sw %[expected_dc], (%[dst]) \n\t"
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
"sw %[expected_dc], (%[dst]) \n\t"
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
"sw %[expected_dc], (%[dst]) \n\t"
|
||||
|
||||
: [above_c] "=&r"(above_c), [above_l] "=&r"(above_l),
|
||||
[above_r] "=&r"(above_r), [left_c] "=&r"(left_c),
|
||||
[left_l] "=&r"(left_l), [left_r] "=&r"(left_r),
|
||||
[average] "=&r"(average), [tmp] "=&r"(tmp),
|
||||
[expected_dc] "=&r"(expected_dc)
|
||||
: [above] "r"(above), [left] "r"(left), [dst] "r"(dst),
|
||||
[stride] "r"(stride));
|
||||
}
|
||||
|
||||
void aom_tm_predictor_4x4_dspr2(uint8_t *dst, ptrdiff_t stride,
|
||||
const uint8_t *above, const uint8_t *left) {
|
||||
int32_t abovel, abover;
|
||||
int32_t left0, left1, left2, left3;
|
||||
int32_t res0, res1;
|
||||
int32_t resl;
|
||||
int32_t resr;
|
||||
int32_t top_left;
|
||||
uint8_t *cm = aom_ff_cropTbl;
|
||||
|
||||
__asm__ __volatile__(
|
||||
"ulw %[resl], (%[above]) \n\t"
|
||||
|
||||
"lbu %[left0], (%[left]) \n\t"
|
||||
"lbu %[left1], 1(%[left]) \n\t"
|
||||
"lbu %[left2], 2(%[left]) \n\t"
|
||||
"lbu %[left3], 3(%[left]) \n\t"
|
||||
|
||||
"lbu %[top_left], -1(%[above]) \n\t"
|
||||
|
||||
"preceu.ph.qbl %[abovel], %[resl] \n\t"
|
||||
"preceu.ph.qbr %[abover], %[resl] \n\t"
|
||||
|
||||
"replv.ph %[left0], %[left0] \n\t"
|
||||
"replv.ph %[left1], %[left1] \n\t"
|
||||
"replv.ph %[left2], %[left2] \n\t"
|
||||
"replv.ph %[left3], %[left3] \n\t"
|
||||
|
||||
"replv.ph %[top_left], %[top_left] \n\t"
|
||||
|
||||
"addu.ph %[resl], %[abovel], %[left0] \n\t"
|
||||
"subu.ph %[resl], %[resl], %[top_left] \n\t"
|
||||
|
||||
"addu.ph %[resr], %[abover], %[left0] \n\t"
|
||||
"subu.ph %[resr], %[resr], %[top_left] \n\t"
|
||||
|
||||
"sll %[res0], %[resr], 16 \n\t"
|
||||
"sra %[res0], %[res0], 16 \n\t"
|
||||
"lbux %[res0], %[res0](%[cm]) \n\t"
|
||||
|
||||
"sra %[res1], %[resr], 16 \n\t"
|
||||
"lbux %[res1], %[res1](%[cm]) \n\t"
|
||||
"sb %[res0], (%[dst]) \n\t"
|
||||
|
||||
"sll %[res0], %[resl], 16 \n\t"
|
||||
"sra %[res0], %[res0], 16 \n\t"
|
||||
"lbux %[res0], %[res0](%[cm]) \n\t"
|
||||
"sb %[res1], 1(%[dst]) \n\t"
|
||||
|
||||
"sra %[res1], %[resl], 16 \n\t"
|
||||
"lbux %[res1], %[res1](%[cm]) \n\t"
|
||||
|
||||
"addu.ph %[resl], %[abovel], %[left1] \n\t"
|
||||
"subu.ph %[resl], %[resl], %[top_left] \n\t"
|
||||
|
||||
"addu.ph %[resr], %[abover], %[left1] \n\t"
|
||||
"subu.ph %[resr], %[resr], %[top_left] \n\t"
|
||||
|
||||
"sb %[res0], 2(%[dst]) \n\t"
|
||||
"sb %[res1], 3(%[dst]) \n\t"
|
||||
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
|
||||
"sll %[res0], %[resr], 16 \n\t"
|
||||
"sra %[res0], %[res0], 16 \n\t"
|
||||
"lbux %[res0], %[res0](%[cm]) \n\t"
|
||||
|
||||
"sra %[res1], %[resr], 16 \n\t"
|
||||
"lbux %[res1], %[res1](%[cm]) \n\t"
|
||||
"sb %[res0], (%[dst]) \n\t"
|
||||
|
||||
"sll %[res0], %[resl], 16 \n\t"
|
||||
"sra %[res0], %[res0], 16 \n\t"
|
||||
"lbux %[res0], %[res0](%[cm]) \n\t"
|
||||
|
||||
"sb %[res1], 1(%[dst]) \n\t"
|
||||
"sra %[res1], %[resl], 16 \n\t"
|
||||
"lbux %[res1], %[res1](%[cm]) \n\t"
|
||||
|
||||
"addu.ph %[resl], %[abovel], %[left2] \n\t"
|
||||
"subu.ph %[resl], %[resl], %[top_left] \n\t"
|
||||
|
||||
"addu.ph %[resr], %[abover], %[left2] \n\t"
|
||||
"subu.ph %[resr], %[resr], %[top_left] \n\t"
|
||||
|
||||
"sb %[res0], 2(%[dst]) \n\t"
|
||||
"sb %[res1], 3(%[dst]) \n\t"
|
||||
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
|
||||
"sll %[res0], %[resr], 16 \n\t"
|
||||
"sra %[res0], %[res0], 16 \n\t"
|
||||
"lbux %[res0], %[res0](%[cm]) \n\t"
|
||||
|
||||
"sra %[res1], %[resr], 16 \n\t"
|
||||
"lbux %[res1], %[res1](%[cm]) \n\t"
|
||||
"sb %[res0], (%[dst]) \n\t"
|
||||
|
||||
"sll %[res0], %[resl], 16 \n\t"
|
||||
"sra %[res0], %[res0], 16 \n\t"
|
||||
"lbux %[res0], %[res0](%[cm]) \n\t"
|
||||
|
||||
"sb %[res1], 1(%[dst]) \n\t"
|
||||
"sra %[res1], %[resl], 16 \n\t"
|
||||
"lbux %[res1], %[res1](%[cm]) \n\t"
|
||||
|
||||
"addu.ph %[resl], %[abovel], %[left3] \n\t"
|
||||
"subu.ph %[resl], %[resl], %[top_left] \n\t"
|
||||
|
||||
"addu.ph %[resr], %[abover], %[left3] \n\t"
|
||||
"subu.ph %[resr], %[resr], %[top_left] \n\t"
|
||||
|
||||
"sb %[res0], 2(%[dst]) \n\t"
|
||||
"sb %[res1], 3(%[dst]) \n\t"
|
||||
|
||||
"add %[dst], %[dst], %[stride] \n\t"
|
||||
|
||||
"sll %[res0], %[resr], 16 \n\t"
|
||||
"sra %[res0], %[res0], 16 \n\t"
|
||||
"lbux %[res0], %[res0](%[cm]) \n\t"
|
||||
|
||||
"sra %[res1], %[resr], 16 \n\t"
|
||||
"lbux %[res1], %[res1](%[cm]) \n\t"
|
||||
"sb %[res0], (%[dst]) \n\t"
|
||||
|
||||
"sll %[res0], %[resl], 16 \n\t"
|
||||
"sra %[res0], %[res0], 16 \n\t"
|
||||
"lbux %[res0], %[res0](%[cm]) \n\t"
|
||||
"sb %[res1], 1(%[dst]) \n\t"
|
||||
|
||||
"sra %[res1], %[resl], 16 \n\t"
|
||||
"lbux %[res1], %[res1](%[cm]) \n\t"
|
||||
|
||||
"sb %[res0], 2(%[dst]) \n\t"
|
||||
"sb %[res1], 3(%[dst]) \n\t"
|
||||
|
||||
: [abovel] "=&r"(abovel), [abover] "=&r"(abover), [left0] "=&r"(left0),
|
||||
[left1] "=&r"(left1), [left2] "=&r"(left2), [res0] "=&r"(res0),
|
||||
[res1] "=&r"(res1), [left3] "=&r"(left3), [resl] "=&r"(resl),
|
||||
[resr] "=&r"(resr), [top_left] "=&r"(top_left)
|
||||
: [above] "r"(above), [left] "r"(left), [dst] "r"(dst),
|
||||
[stride] "r"(stride), [cm] "r"(cm));
|
||||
}
|
||||
#endif // #if HAVE_DSPR2
|
||||
Loading…
Add table
Add a link
Reference in a new issue